

**MJLF411-X REV 0C1**

 Original Creation Date: 05/02/95  
 Last Update Date: 03/12/02  
 Last Major Revision Date: 05/02/95

**SINGLE OPERATIONAL AMPLIFIER, BI-FET**
**General Description**

This device is a low cost, high speed, JFET input operational amplifier with very low input offset voltage and guaranteed input offset voltage drift. It requires low supply current yet maintains a large gain bandwidth product and fast slew rate. In addition, well matched high voltage JFET input devices provide very low input bias and offset currents. The LF411 is pin compatible with the standard LM741 allowing designers to immediately upgrade the overall performance of existing designs.

This amplifier may be used in applications such as high speed integrators, fast D/A converters, sample and hold circuits and many other circuits requiring low input offset voltage and drift, low input bias current, high input impedance, high slew rate and wide bandwidth.

**Industry Part Number**

LF411

**NS Part Numbers**

JL411BPA

**Prime Die**

LF411

**Controlling Document**

38510/11904 REV A

**Processing**

MIL-STD-883, Method 5004

**Quality Conformance Inspection**

MIL-STD-833, Method 5005

Subgrp	Description	Temp ( °C)
1	Static tests at	+25
2	Static tests at	+125
3	Static tests at	-55
4	Dynamic tests at	+25
5	Dynamic tests at	+125
6	Dynamic tests at	-55
7	Functional tests at	+25
8A	Functional tests at	+125
8B	Functional tests at	-55
9	Switching tests at	+25
10	Switching tests at	+125
11	Switching tests at	-55
12	Settling time at	+25

**Features**

- Internally trimmed offset voltage	0.5mV Typ
- Input offset voltage drift	30uV/ C
- Low input bias current	50pA Typ
- Low input noise current	0.01pA/RootHz
- Wide gain bandwidth	3mHz Typ
- High slew rate	7V/uS (min)
- Low supply current	1.8mA Typ
- High input impedance	10E12 Ohms
- Low total harmonic distortion Av = 10, Rl = 10K, Vo = 20 Vp-p, BW = 20 Hz - 20KHz	<0.02%
- Low 1/f noise corner	50Hz
- Fast settling time to 0.01%	1.5uS

**(Absolute Maximum Ratings)**

(Note 1)

Supply Voltage	±18V
Differential Input Voltage	±30V
Input Voltage Range (Note 4)	±15V
Output Short Circuit Duration	Continuous
Maximum Power Dissipation (Note 2, 3)	400mW
Tjmax	175 C
Thermal Resistance ThetaJA (Still Air) (400 LF/Min Air Flow)	TBD TBD
ThetaJC	TBD
Operating Temperature Range	-55 C ≤ Ta ≤ +125 C
Storage Temperature Range	-65 C ≤ Ta ≤ 150 C
Lead Temperature (Soldering, 60 seconds)	300 C
Package Weight (Typical) CERDIP	TBD
ESD Tolerance (Note 5)	750V

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate condition for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade

Note 2: The maximum power dissipation must be derated at elevated temperatures and is dictated by Tjmax (maximum junction temperature), ThetaJA (package junction to ambient thermal resistance), and TA (ambient temperature). The maximum allowable power dissipation at any temperature is  $P_{dmax} = (T_{jmax} - T_A) / \Theta_{JA}$  or the number given in the Absolute Maximum Ratings, whichever is lower.

Note 3: Maximum Power Dissipation is defined by the package characteristics. Operating the part near the Maximum Power Dissipation may cause the part to operate outside guaranteed limits.

Note 4: Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.

Note 5: Human body model, 1.5K Ohms in series with 100pF

## Electrical Characteristics

### DC PARAMETERS:

(The following conditions apply to all the following parameters, unless otherwise specified.)  
DC:  $\pm V_{cc} = \pm 15V$ ,  $V_{cm} = 0V$

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN-NAME	MIN	MAX	UNIT	SUB-GROUPS
Vio	Input Offset Voltage	$+V_{cc} = 26V$ , $-V_{cc} = -4V$ , $V_{cm} = -11V$			-5	5	mV	1
					-7	7	mV	2, 3
		$+V_{cc} = 4V$ , $-V_{cc} = -26V$ , $V_{cm} = 11V$			-5	5	mV	1
					-7	7	mV	2, 3
		$\pm V_{cc} = \pm 5V$			-5	5	mV	1
					-7	7	mV	2, 3
+Iib	Input Bias Current	$+V_{cc} = 26V$ , $-V_{cc} = -4V$ , $V_{cm} = -11V$ , $t \leq 25mS$			-0.4	0.2	nA	1
					-10	50	nA	2
		$t \leq 25mS$			-0.2	0.2	nA	1
					-10	50	nA	2
		$+V_{cc} = 4V$ , $-V_{cc} = -26V$ , $V_{cm} = 11V$ , $t \leq 25mS$			-0.2	1.2	nA	1
					-10	70	nA	2
-Iib	Input Bias Current	$+V_{cc} = 26V$ , $-V_{cc} = -4V$ , $V_{cm} = -11V$ , $t \leq 25mS$			-0.4	0.2	nA	1
					-10	50	nA	2
		$t \leq 25mS$			-0.2	0.2	nA	1
					-10	50	nA	2
		$+V_{cc} = 4V$ , $-V_{cc} = -26V$ , $V_{cm} = 11V$ , $t \leq 25mS$			-0.2	1.2	nA	1
					-10	70	nA	2
Iio	Input Offset Current	$t \leq 25mS$			-0.1	0.1	nA	1
					-20	20	nA	2
+PSRR	Power Supply Rejection Ratio	$+V_{cc} = 10V$ to $20V$ , $-V_{cc} = -15V$			80		dB	1, 2, 3
-PSRR	Power Supply Rejection Ratio	$+V_{cc} = 15V$ , $-V_{cc} = -10V$ to $-20V$			80		dB	1, 2, 3
CMR	Input Voltage Common Mode Rejection	$V_{cm} = -11V$ to $+11V$			80		dB	1, 2, 3
Vio(ADJ)+	Adjustment for Input Offset Voltage				8		mV	1, 2, 3

## Electrical Characteristics

### DC PARAMETERS: (Continued)

(The following conditions apply to all the following parameters, unless otherwise specified.)  
DC:  $\pm V_{cc} = \pm 15V$ ,  $V_{cm} = 0V$

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN-NAME	MIN	MAX	UNIT	SUB-GROUPS
Vio(ADJ)-	Adjustment for Input Offset Voltage					-8	mV	1, 2, 3
Ios+	Output Short Circuit Current	$t \leq 25ms$			-80		mA	1, 2, 3
Ios-	Output Short Circuit Current	$t \leq 25ms$				80	mA	1, 2, 3
Icc	Supply Current					3.5	mA	1, 2
						4	mA	3
DELTA Vio/ DELTA T	Input Offset Voltage	$25\text{ C} \leq TA \leq +125\text{ C}$	1		-30	30	$\mu V/^\circ C$	2
		$-55\text{ C} \leq TA \leq 25\text{ C}$	1		-30	30	$\mu V/^\circ C$	3
+Vop	Output Voltage Swing	RL = 10K Ohms			12		V	4, 5, 6
		RL = 2K Ohms			10		V	4, 5, 6
-Vop	Output Voltage Swing	RL = 10K Ohms				-12	V	4, 5, 6
		RL = 2K Ohms				-10	V	4, 5, 6
AVS+	Open Loop Voltage Gain	RL = 2K Ohms, Vout = 0 to 10V	2		50		K	4
			2		25		K	5, 6
AVS-	Open Loop Voltage Gain	RL = 2K Ohms, Vout = 0 to -10V	2		50		K	4
			2		25		K	5, 6
AVS	Open Loop Voltage Gain	RL = 10K Ohms, Vout = $\pm 2V$ , $\pm V_{cc} = \pm 5V$	2		20		K	4, 5, 6

## Electrical Characteristics

### AC PARAMETERS:

(The following conditions apply to all the following parameters, unless otherwise specified.)  
AC:  $\pm V_{cc} = \pm 15V$ ,  $V_{cm} = 0V$

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN-NAME	MIN	MAX	UNIT	SUB-GROUPS
SR+	Slew Rate	$V_{in} = -5V$ to $+5V$	3		7		V/uS	7
					5		V/uS	8A, 8B
SR-	Slew Rate	$V_{in} = +5V$ to $-5V$	3		7		V/uS	7
					5		V/uS	8A, 8B
TR(tr)	Transient Response Rise Time	AV = 1, $V_{in} = 50mV$ , CL = 100pF, RL = 2K Ohms	3			200	nS	7, 8A, 8B
TR(os)	Transient Response Overshoot	AV = 1, $V_{in} = 50mV$ , CL = 100pF, RL = 2K Ohms	3			40	%	7, 8A, 8B
NI(BB)	Noise Broadband	Bandwidth of 10Hz to 15KHz	4			15	$\mu V_{rms}$	7
NI(PC)	Noise Popcorn	Bandwidth of 10Hz to 15KHz, RS = 100K Ohms	4			80	$\mu V_{pk}$	7
ts(+)	Settling Time	AV = 1	3			1500	nS	12
ts(-)	Settling Time	AV = 1	3			1500	nS	12

### DC PARAMETERS: DRIFT VALUES

(The following conditions apply to all the following parameters, unless otherwise specified.)  
DC:  $\pm V_{cc} = \pm 15V$ ,  $V_{cm} = 0V$ . "Delta calculations performed at group B-5".

Vio	Input Offset Voltage				-1	1	mV	1
+Iib	Input Bias Current				-0.1	0.1	nA	1
-Iib	Input Bias Current				-0.1	0.1	nA	1

Note 1: Calculated parameter. For calculation use Vio test at  $\pm V_{cc} = \pm 15V$ ,  $V_{cm} = 0V$ .

Note 2: Datalog reading in K = V/mV.

Note 3: Bench test, refer to SP-16655.

Note 4: Bench test, refer to SP-16655 or test on J273.




### Graphics and Diagrams

GRAPHICS#	DESCRIPTION
05443HRA3	CERDIP (J), 8 LEAD (B/I CKT)
J08ARL	CERDIP (J), 8 LEAD (P/P DWG)
P000203A	CERDIP (J), 8 LEAD (PINOUT)

See attached graphics following this page.

REV I S I O N S

LTR	DESCRIPTION	E.C.N.	DATE	BY/APP'D
L	REVISE PER CURRENT STD; REDRAW	10002	09/21/93	TL/



MILAERO  
CONFIGURATION CONTROL  
MIL-M-38510  
CONFIGURATION CONTROL

CONTROLLING DIMENSION: INCH


APPROVALS	DATE	APPROVALS	DATE
DRAWN <i>T. LEQUANG</i>	09/21/93	NATIONAL SEMICONDUCTOR CORPORATION	
DFTG. CHK.		2900 Semiconductor Drive, Santa Clara, CA 95052-8090	
ENGR. CHK.			
APPROVAL			

CERDIP (J),  
8 LEAD

PROJECTION	SCALE	SIZE	DRAWING NUMBER	REV
	N/A	B	MKT-J08A	L
	DO NOT SCALE DRAWING	SHEET	OF	I

NOTES: UNLESS OTHERWISE SPECIFIED

1. LEAD FINISH TO BE 200 MICROMETERS / 5.08 MICROMETERS MINIMUM SOLDER MEASURED AT THE CREST OF THE MAJOR FLATS.
2. JEDEC REGISTRATION MO-036, VARIATION AA, DATED 04/1981.



LF411J  
8 - LEAD DIP  
CONNECTION DIAGRAM  
TOP VIEW  
P000203A



National Semiconductor™  
MIL/AEROSPACE OPERATIONS  
2900 SEMICONDUCTOR DRIVE  
SANTA CLARA, CA 95050

**Revision History**

<b>Rev</b>	<b>ECN #</b>	<b>Rel Date</b>	<b>Originator</b>	<b>Changes</b>
0C1	M0003842	03/12/02	Rose Malone	Update MDS: MJFL411-X, Rev. 0B0 to MJLF411-X, Rev. 0C1. Deleted reference to H pkg.